PIC18F4610T-I/ML【PDF 12/234 页】IC MCU FLASH 32KX16 44QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3878

8页 9页 10页 11页 [12页]13页 14页 15页 16页

2009 Microchip Technology Inc.

DS39636D-page 111

PIC18F2X1X/4X1X

TABLE 9-9:

PORTE I/O SUMMARY

TABLE 9-10:

SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Pin

Function

TRIS

Setting

I/O

Type

Description

RE0/RD/AN5

RE0

DIG

LATE<0> data output; not affected by analog input.

PORTE<0> data input; disabled when analog input enabled.

TTL

PSP read enable input (PSP enabled).

AN5

ANA

A/D input channel 5; default input configuration on POR.

RE1/WR/AN6

RE1

DIG

LATE<1> data output; not affected by analog input.

PORTE<1> data input; disabled when analog input enabled.

TTL

PSP write enable input (PSP enabled).

AN6

ANA

A/D input channel 6; default input configuration on POR.

RE2/CS/AN7

RE2

DIG

LATE<2> data output; not affected by analog input.

PORTE<2> data input; disabled when analog input enabled.

TTL

PSP write enable input (PSP enabled).

AN7

ANA

A/D input channel 7; default input configuration on POR.

MCLR/VPP/RE3(1)

MCLR

—

External Master Clear input; enabled when MCLRE Configuration bit is

set.

VPP

—

ANA

High-voltage detection; used for ICSP mode entry detection. Always

available, regardless of pin mode.

RE3

—(2)

PORTE<3> data input; enabled when MCLRE Configuration bit is

clear.

Legend:

DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output;

x = Don’t care (TRIS bit does not affect port direction or is overridden for this option).

Note 1:

RE3 is available on both 28-pin and 40/44-pin devices. All other PORTE pins are only implemented on 40/44-pin

devices.

RE3 does not have a corresponding TRIS bit to control data direction.

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reset

Values

on page

PORTE

—

—RE3(1,2)

RE2

RE1

RE0

LATE(2)

—

LATE Data Output Register

TRISE

IBF

OBF

IBOV

PSPMODE

—

TRISE2

TRISE1

TRISE0

ADCON1

—

VCFG1

VCFG0

PCFG3

PCFG2

PCFG1

PCFG0

Legend: — = unimplemented, read as ‘0’. Shaded cells are not used by PORTE.

Note 1: Implemented only when Master Clear functionality is disabled (MCLRE Configuration bit = 0).

2: RE3 is the only PORTE bit implemented on both 28-pin and 40/44-pin devices. All other bits are

implemented only when PORTE is implemented (i.e., 40/44-pin devices).

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式